* Initially a (less accurate) high speed internal (HSI)
* clock is used. PPL is enabled; HSE is input for PPL.
* PPL is multiplied to get the desired clock speed.
* Initially a (less accurate) high speed internal (HSI)
* clock is used. PPL is enabled; HSE is input for PPL.
* PPL is multiplied to get the desired clock speed.